luxferre/esop
1
0
Fork 0
Code Actions Activity

Another minor readme fix

Browse Source
This commit is contained in:
Luxferre
2022-07-28 19:03:04 +03:00
parent 51a066b7b1
commit 1c3fbed3ff
1 changed files with 2 additions and 2 deletions
Download Patch File Download Diff File Expand all files Collapse all files
README.md
+2 -2
View File
@@ -30,7 +30,7 @@ Every ESOP implementation must emulate the exact same memory layout as per this
## Control block ## Control block
Unlike Uxn/Varvara or Uxn/SPARTA, Uxn/ESOP only exposes the control block ports (`0x00` to `0x07`) for `DEI` and `DEO` instructions. When calling these instructions, the control block memory area is automatically updated accordingly. Unlike Uxn/Varvara or Uxn/SPARTA, Uxn/ESOP only exposes the control block ports (`00` to `07`) for `DEI` and `DEO` instructions. When calling these instructions, the control block memory area is automatically updated accordingly.
In Uxntal, the ESOP's control block would be described as follows: In Uxntal, the ESOP's control block would be described as follows:
@@ -59,7 +59,7 @@ Standard input/output ports are not supported.
## Keypad input ## Keypad input
The 16 bits of the input port (`0x02-0x03`) have the following mapping: The 16 bits of the input ports (`02` and `03`) have the following mapping:
Bit|15 |14 |13|12|11|10|9|8|7|6|5|4|3|2|1|0 Bit|15 |14 |13|12|11|10|9|8|7|6|5|4|3|2|1|0
---|---|---|--|--|--|--|-|-|-|-|-|-|-|-|-|- ---|---|---|--|--|--|--|-|-|-|-|-|-|-|-|-|-